

COOPER & DUNHAM LLP
ATTORNEYS AT LAW1185 AVENUE OF THE AMERICAS, NEW YORK, NEW YORK 10036
TELEPHONE: (212) 278-0400CHRISTOPHER C. DUNHAM
NORMAN H. ZIVIN
JOHN P. WHITE
WILLIAM C. PELTON
ROBERT D. KATZ
WENDY E. MILLER
ROBERT T. MALDONADO
ERIC D. KIRSCH
ALAN J. NOHNSON
KEITH J. BARKAUS
AUDE OERSPACHER
JEFFREY C. SHIEN
ORIAN J. AMOS
TONIA A. SAYOUR
LESLIE A. NGUYEN
NILAY D. PATELIVAN S. KAVRUKOV
PETER D. MURRAY
JAY M. MAJOLI
ROBERT B.G. HOROWITZ
PETER J. PHILLIPS
RICHARD G. MILNER
RICHARD F. JAWORSKI
PAUL YENG
GARY J. GERSHIK
MARIA V. MARUCCI
ASHTON J. DELAUNEY
NARESH SRITHARAN
JOSEPH B. GROSS
DANIEL N. SMITH
KATHARINE R. RICEFACSIMILE: (212) 391-0525
(212) 391-0526
(212) 391-0630
(212) 391-0631OF COUNSEL
DONALD S. DOWDEN
PEDRO C. FERNANDEZFOUNDED 1987
www.cooperdunham.com**FACSIMILE TRANSMISSION****PLEASE DELIVER THE FOLLOWING PAGES**

TO : United States Patent and Trademark Office
ATTN.: Examiner Thong Q. Le
FAX NO.: (571) 273-1783 OUR DOCKET NO.: 2271/72968
FROM : Paul Teng, Reg. No. 40837
DATE : November 22, 2005
TOTAL NUMBER OF PAGES, INCLUDING COVER SHEET: 9

* IF YOU DO NOT RECEIVE ALL THE PAGES, PLEASE CALL BACK AS SOON AS POSSIBLE TO (212) 278-0400.

MESSAGE

Application of Takayasu HIRAI, S.N. 10/506,868

Attached is Resubmission Of Listing Of Claims.

THE INFORMATION CONTAINED IN THIS FACSIMILE TRANSMISSION IS INTENDED SOLELY FOR THE PERSONAL AND CONFIDENTIAL USE OF THE DESIGNATED RECIPIENT(S) NAMED ABOVE. THIS TRANSMISSION MAY BE AN ATTORNEY-CLIENT COMMUNICATION CONTAINING INFORMATION THAT IS PRIVILEGED AND CONFIDENTIAL. IF THE READER OF THIS MESSAGE IS NOT A DESIGNATED RECIPIENT OR AN AGENT RESPONSIBLE FOR DELIVERING IT TO A DESIGNATED RECIPIENT, YOU ARE HEREBY NOTIFIED THAT YOU HAVE RECEIVED THIS DOCUMENT IN ERROR, AND THAT ANY REVIEW, DISTRIBUTION, OR COPYING OF THIS MESSAGE IS STRICTLY PROHIBITED. IF YOU HAVE RECEIVED THIS COMMUNICATION IN ERROR, OR IF UPON READING THIS DOCUMENT YOU HAVE REASON TO BELIEVE THAT THE DOCUMENT WAS INADVERTENTLY SENT TO YOU, PLEASE NOTIFY US IMMEDIATELY BY COLLECT TELEPHONE CALL AND RETURN THE ORIGINAL MESSAGE TO US BY MAIL. THANK YOU.

Dkt. 2271/72968

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Application of: Takayasu HIRAI

Serial No.: 10/506,868

Int'l Appl'n No.: PCT/JP03/02586

Date Filed: September 3, 2004

Int'l Appl'n Filing Date: 5 March 2003

Examiner: Thong Quoc Le

Group Art Unit: 2827

For: SEMICONDUCTOR STORING DEVICE

1185 Avenue of the Americas
New York, N.Y. 10036
(212) 278-0400

Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

Sir:

RESUBMISSION OF LISTING OF CLAIMS

This application was filed as a national stage of PCT International Application No. PCT/JP03/02586, and the claim amendments filed in PCT International Application No. PCT/JP03/02586 were submitted along with this application on September 3, 2004.

A **Listing of Claims** with mark-up indicating the claim amendments made in PCT International Application No. PCT/JP03/02586 begins on page 2.

Remarks begin on page 8 of this paper.

Takayasu HIRAI, S.N. 10/506,868
Page 2

Dkt. 2271/72968

Listing of Claims

1. (amended) A semiconductor storing device in which a row of memory cells is selected by a word line stage and a division word line stage, comprising:

memory arrays that each include a plurality of memory cells arranged in a matrix;

word lines for respective rows of the memory cells;

division word lines each of which is connected to the memory cells arranged in one row corresponding to one word;

division word line selectors that select the division word lines, respectively, the division word lines being connected to the respective word lines via the division word line selectors, respectively;

pairs of bit lines for reading data from the memory cells and writing data to the memory cells that are connected to the pairs of the bit lines, respectively;

column gates connected to the pairs of bit lines, respectively;

pairs of data lines that are connected to the pairs of bit lines via the column gates, respectively, to communicate data;

write buffers for data writing that are connected to the pairs of data lines, respectively;

sense operational amplifiers for data reading that are connected to the pairs of data lines, respectively; and

data input/output circuits that are connected to the pairs of data lines via the write buffers and the sense operational amplifiers, respectively,

wherein input address data is specified by address data $X[i:0]$, $Y[j:0]$, and

Takayasu HIRAI, S.N. 10/506,868
Page 3

Dkt. 2271/72968

$Z[k:0]$, two roots of selection signals for selecting the division word line selectors are provided alternately to the division word lines arranged in one of the memory arrays, and one of the two roots of the selection signals is enabled to select one of the division word line selectors in the one of the memory arrays, and

~~eight roots of the selection signals in the entire semiconductor storing device are enabled so that when an address (z, y, x) is specified by the input address data $X[i:0]$, $Y[j:0]$, and $Z[k:0]$, eight addresses of (z, y, x) , $(z, y, x+1)$, $(z, y+1, x)$, $(z, y+1, x+1)$, $(z+1, y, x)$, $(z+1, y, x+1)$, $(z+1, y+1, x)$, and $(z+1, y+1, x+1)$ are accessed simultaneously~~

the semiconductor storing device further comprises a decoder that receives the input address data $X[i:0]$, $Y[j:0]$, and $Z[k:0]$, and causes two or four of the word lines provided in the respective rows of the memory cells to rise simultaneously, and

the semiconductor storing device has an address arrangement that enables eight addresses to be accessed simultaneously, the eight addresses being represented by (z, y, x) , $(z, y, x+1)$, $(z, y+1, x)$, $(z, y+1, x+1)$, $(z+1, y, x)$, $(z+1, y, x+1)$, $(z+1, y+1, x)$, and $(z+1, y+1, x+1)$ when (z, y, x) is specified by the input address data $X[i:0]$, $Y[j:0]$, and $Z[k:0]$.

2. (original) The semiconductor storing device according to claim 1, further comprising

selectors that are provided between the write buffers and the data input/output circuits, and between the sense operational amplifiers and the data input/output circuits, respectively such that the data input/output circuits always correspond one-to-one to the eight addresses of (z, y, x) , $(z, y, x+1)$, $(z, y+1, x)$, $(z, y+1, x+1)$, $(z+1, y, x)$, $(z+1, y, x+1)$, $(z+1, y+1, x)$, and $(z+1, y+1, x+1)$, respectively, and always transmit and receive, via the selectors,

Takayasu HIRAI, S.N. 10/506,868
Page 4

Dkt. 2271/72968

respective input data and output data corresponding one-to-one to the eight addresses, respectively.

3. (original) The semiconductor storing device according to claim 1, wherein when at least one of z, y, and x of the address (z, y, x) is an allowable maximum value, at least one of z+1, y+1, and x+1 that corresponds to the at least one of x, y, and z having the allowable maximum value is converted to "0" to access the eight addresses simultaneously.

4. (original) The semiconductor storing device according to claim 1, further comprising selection means for selecting either a first mode in which the eight addresses are accessed simultaneously, or a second mode in which a single address is accessed.

5. (amended) A semiconductor storing device in which a row of memory cells is selected by a word line stage and a division word line stage, comprising:

memory arrays that each include a plurality of memory cells arranged in a matrix;

word lines for respective rows of the memory cells;

division word lines each of which is connected to the memory cells arranged in one row corresponding to one word;

division word line selectors that select the division word lines, respectively, the division word lines being connected to the respective word lines via the division word line selectors, respectively;

pairs of bit lines for reading data from the memory cells and writing data to the

Takayasu HIRAI, S.N. 10/506,868
Page 5

Dkt. 2271/72968

memory cells that are connected to the pairs of the bit lines, respectively;

column gates connected to the pairs of bit lines, respectively;

pairs of data lines that are connected to the pairs of bit lines via the column gates, respectively, to communicate data;

write buffers for data writing that are connected to the pairs of data lines, respectively;

sense operational amplifiers for data reading that are connected to the pairs of data lines, respectively; and

data input/output circuits that are connected to the pairs of data lines via the write buffers and the sense operational amplifiers, respectively,

wherein input address data is specified by address data $X[i:0]$, $Y[j:0]$, and $Z[k:0]$, four roots of selection signals for selecting the division word line selectors are provided to the division word lines arranged in one of the memory arrays, and one of the four roots of the selection signals is enabled to select one of the division word line selectors in the one of the memory arrays, and

~~eight roots of the selection signals in the entire semiconductor storing device are enabled so that when an address (z, y, x) is specified by the input address data $X[i:0]$, $Y[j:0]$, and $Z[k:0]$, eight addresses of (z, y, x) , $(z, y, x+1)$, $(z, y+1, x)$, $(z, y+1, x+1)$, $(z+1, y, x)$, $(z+1, y, x+1)$, $(z+1, y+1, x)$, and $(z+1, y+1, x+1)$ are accessed simultaneously~~

the semiconductor storing device further comprises a decoder that receives the input address data $X[i:0]$, $Y[j:0]$, and $Z[k:0]$, and causes one, two or four of the word lines provided in the respective rows of the memory cells to rise simultaneously, and

the semiconductor storing device has an address arrangement that enables

Takayasu HIRAI, S.N. 10/506,868
Page 6

Dkt. 2271/72968

eight addresses to be accessed simultaneously, the eight addresses being represented by (z, y, x) , $(z, y, x+1)$, $(z, y+1, x)$, $(z, y+1, x+1)$, $(z+1, y, x)$, $(z+1, y, x+1)$, $(z+1, y+1, x)$, and $(z+1, y+1, x+1)$ when (z, y, x) is specified by the input address data $X[i:0]$, $Y[j:0]$, and $Z[k:0]$.

6. (original) The semiconductor storing device according to claim 5, further comprising

selectors that are provided between the write buffers and the data input/output circuits, and between the sense operational amplifiers and the data input/output circuits, respectively such that the data input/output circuits always correspond one-to-one to the eight addresses of (z, y, x) , $(z, y, x+1)$, $(z, y+1, x)$, $(z, y+1, x+1)$, $(z+1, y, x)$, $(z+1, y, x+1)$, $(z+1, y+1, x)$, and $(z+1, y+1, x+1)$, respectively, and always transmit and receive, via the selectors, respective input data and output data corresponding one-to-one to the eight addresses, respectively.

7. (original) The semiconductor storing device according to claim 5, wherein in a case where when the address (z, y, x) is specified, an address determined by at least one of $z+1$, $y+1$, and $x+1$ does not exist in the semiconductor storing device, the at least one of $z+1$, $y+1$, and $x+1$ is converted to "0" to access the eight addresses simultaneously

8. (original) The semiconductor storing device according to claim 5, further comprising selection means for selecting either a first mode in which the eight addresses are accessed simultaneously, or a second mode in which a single address is accessed.

Takayasu HIRAI, S.N. 10/506,868
Page 7

Dkt. 2271/72968

Claims 9-12 (canceled).